

HM250N03KA

HM250N03KA


30V N-Channel MOSFET

$$\begin{split} &\text{ID}(\text{max}) = 250\text{A} \,, \\ &\text{BVDSS} = 30\text{V} \,, \\ &\text{RDS}(\text{on}) = 1.2 \, \text{m}\Omega \, \text{ @VGS} = 10 \, \text{V} \\ &\text{RDS}(\text{on}) = 2.5 \, \text{m}\Omega \, \text{ @VGS} = 4.5 \, \text{V} \end{split}$$



TO-252

General Description





Features

- Low on-state resistance
- Fast switching
- Improved dv/dt capability
- 100% EAS tested
- Low gate charge

V(BR)_{DSS}/ΔT_J

Zero Gate Voltage Drain Current

Γ

• High quality passivation to improve Reliability.

These N-Channel enhancement mode power field effect transistors are produced using WanToon's DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency AC-DC power switching, LED lighting, motor control and a wide variety of other applications.

Symbo	l Par	ameter	Units		Maximum		
V _{DS}	Drain-to-S	ource Voltage	V		30		
V _{GS}	Gate-to-S	ource Voltage	V		±20		
I _D @ TC = 2	25°C Continuous Drain	Current, V _{GS} @ 10V ①	А		250		
I⊳ @ TC = 1	00°C Continuous Drain	Current, V _{Gs} @ 10V ①	А		175		
Ідм	Pulsed Dr	rain Current②	А		750		
Eas	Single Pulse Av	valanche Energy ③	mJ		400		
las	Avalanch	ne Current ③	А		250		
PD	Power D	Dissipation ①	W		80.7		
TJ	Operating Junction	n Temperature Range	C		-50 to 150		
Tstg	Storage Ten	Storage Temperature Range		-50 to 15		50	
Thermal C	haracteristics						
Rejc	Maximum Ju	nction-to-Case ④	°C/W		1.55		
R _{0JA}	Maximum Junct	Maximum Junction-to-Ambient®®		C/W		20	
Electrical	characteristics(TJ = 2	25°C unless otherwise not	ted)				
Symbol	Parameter	Test conditions	Units	Min.	Тур.	Ма	
V(BR) _{DSS}	Drain-to-Source Breakdown Volta	age $V_{GS} = 0V, I_D = 250 \mu A$	V	30			

ID=250µA, VGS=0V

V/C

1

0.001



HM250N03KA

R _{DS(on)}	StaticDrain-to-Source	V_{GS} =10V,I _D =80A	mΩ		1.2	1.6
	On-resistance	V _{GS} =4.5V,I _D =50A	mΩ		2.5	2.9
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	V	1.0	1.5	2.0
IDSS	Drain-to-Source Leakage Current	V_{DS} = 30V, V_{GS} = 0V	μA			1
lgss	Gate-to-Source forward	V _{GS} =20V		_	-	100
	leakage	V _{GS} = -20V	nA	_	_	-100
Vsd	Diode Forward Voltage	Is=90A, V _{GS} =0V	V	0.3	0.8	1.2

Dynamic characteristics(TJ = 25°C unless otherwise noted)

Symbol	Parameter	Test conditions	Units	Min.	Тур.	Max.
Rg	Gate Resistance	$V_{GS} = 0V, V_{DS} = 0V, f = 1MHz$	Ω	_	2.5	
Ciss	Input Capacitance	V _{GS} = 0V V _{DS} = 15V <i>f</i> = 1MHz	pF		4523	
C_{oss}	Output Capacitance				801	
C _{rss}	Reverse Transfer Capacitance			_	644	_
Qg	Total Gate Charge	I _D =90A, V _{DS} =15V, V _{GS} =10V	nC		100	
Qgs	Gate-to-Source Charge				15	_
Q_gd	Gate-to-Drain("Miller") Charge				10.1	
t _{D(on)}	Turn-On DelayTime	V_{GS} =10V, V_{DD} =15V, I_{D} =90A, R_{G} =2.2 Ω	ns		15.1	
tr	Turn-On Rise Time			_	80	_
$t_{D(off)}$	Turn-Off DelayTime			_	56	_
t _f	Turn-Off Fall Time			_	36	_
t _{rr}	Body Diode Reverse Recovery Time	l⊧=90A, dI/dt=500A/μs	ns		19.6	
Qrr	Body Diode Reverse Recovery Charge		nC		10.3	

OBased on T_{J(MAX)}=150 \degree C in a TO-252 package, using junction-to-case thermal resistance.

@Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150 $^{\circ}$ C.

 $I_J=0.5mH$, Ias=10A, VDD=15V, RG=3 Ω , Starting TJ=25 $^{\circ}$ C.


 ${}^{\textcircled{A}}$ These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heat sink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150 $^{\circ}$ C.


⑤ The R θJA is the sum of the thermal impedance from junction to case RθJC and case to ambient.


 $\$ These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25 $^{\circ}$ C.




Typical electrical and thermal characteristics:















Figure 4: Typical Body Diode Transfer Characteristics



Temperature

Temperature



Typical electrical and thermal characteristics:




Figure 7: Capacitance Characteristics

Figure 8: Typical Gate Charge vs Gate to Source Voltage




Figure 9: Maximum Safe Operating Area

Figure 10: Maximum Continuous Drain Current vs




Figure 11: Maximum Effective Thermal Impedance , Junction to Case

Test Circuit and Waveforms:




Figure 12: Gate Charge Test Circuit and Waveform




Figure 13: Switching time test circuit and waveform




Figure 14: Reverse Recovery Test Circuit and Waveform




Figure 15: Avalanche Test Circuit and Waveform

Mechanical Data: TO-252

